PM Modi Inaugurates CG Semi's Sanand Plant, India's First Big Chip-Packaging Line to Go Commercial
PM Modi inaugurated commercial production at CG Semi's Rs 7,600-crore G1 OSAT plant in Sanand on 4 July 2026, making it one of India's first big chip assembly-and-test lines to go commercial. The CG Power–Renesas–Stars Microelectronics venture cements Sanand as India's first chip-packaging cluster.
Manik Gupta
Founder and editor of DeepTech India. Manik writes about India's frontier technology ecosystem — AI, semiconductors, space, quantum, robotics and biotech — translating research and policy into clear, reliable reporting.
From pilot line to commercial output
On 4 July 2026, Prime Minister Narendra Modi inaugurated commercial production at CG Semi's G1 Outsourced Semiconductor Assembly and Test (OSAT) facility in Sanand, Gujarat. The event marked the moment a pilot line that had been running trial batches formally switched on for the market, making Sanand one of the first Indian sites to package and test chips at commercial scale.
CG Semi is a joint venture led by CG Power and Industrial Solutions, part of the Murugappa Group, with Japan's Renesas Electronics and Thailand's Stars Microelectronics as technology and market partners. The facility has been built at an investment of about Rs 7,600 crore and was cleared under the India Semiconductor Mission (ISM).
What the plant actually does
OSAT is the back end of chip-making: the stage where finished silicon is assembled into packages, tested and readied for sale. It is less glamorous than a wafer fab but no less essential — without domestic packaging, chips fabricated anywhere still have to travel abroad to be finished.
CG Semi's G1 line is designed to produce a broad mix of package types, from legacy formats such as QFN (quad-flat no-lead) and QFP (quad-flat package) to more advanced flip-chip formats like FC-BGA (flip-chip ball-grid array) and FC-CSP (flip-chip chip-scale package). Those are the packages that go into automotive electronics, consumer and industrial devices, 5G equipment and power-electronics systems.
The pilot plant is already operational at a capacity of roughly half a million units a day, and the company has said it is targeting a peak annual capacity of about 4.7 billion units as it ramps over the next five years. CG Semi expects the project to generate around 5,000 direct and indirect jobs over the same period.
Sanand's turn as a chip cluster
Once known mainly as an automobile hub, Sanand is fast becoming India's first chip-packaging cluster. It already hosts Micron's assembly and test plant and Kaynes Semicon's OSAT unit, and CG Semi's commissioning adds a third anchor tenant. The wider ISM portfolio now spans a dozen approved fabrication and packaging projects, including Tata Electronics' front-end wafer fab at Dholera with Taiwan's PSMC.
Packaging-first is a deliberate sequencing choice. Assembly and test plants are cheaper and faster to build than leading-edge fabs, they create skilled jobs quickly, and they let Indian firms plug into the global supply chain while the far more capital-intensive fabs come up in parallel.
Why it matters
For India, the significance is less about any single package type and more about closing a structural gap. A chip designed in India and, increasingly, fabricated in India can now also be assembled and tested in India — shortening a supply chain that until recently ran entirely offshore. That end-to-end capability is exactly what the India Semiconductor Mission set out to build, and the CG Semi line is one of the first places where the plan shows up as boxes of finished, saleable chips rather than policy targets.
The road ahead is still long: yields, customer qualification and the economics of competing with entrenched Southeast Asian packaging giants will decide whether Sanand's clusters become globally competitive. But the switch from pilot to commercial production is a real milestone, and it happened on schedule.
Sources
Tags
More from Semiconductors
Finance Ministry Panel Clears a Rs 1.25 Lakh Crore Outlay for Semiconductor Mission 2.0
The Expenditure Finance Committee has cleared a Rs 1.25 lakh crore outlay for India Semiconductor Mission 2.0 — well above ISM 1.0's Rs 76,000 crore — widening the bet from fabs to equipment, materials, chemicals, MSMEs and chip design. It now awaits Cabinet approval.
Mindgrove's RISC-V Secure SoC and the Pinetics Deal That Embeds It
Chennai's Mindgrove has put a domestically architected 28 nm RISC-V Secure SoC into a real production design win with Pune ODM Pinetics, claiming 30% lower device cost and a sovereign path to Tata's Dholera fab.